Narrowly spaced thick microelectrodes are fabricated using a self-aligned multiple reverse-side exposure scheme for an improved quality-factor tunable ferroelectric capacitor. The microelectrodes are fabricated on a functional substrate-a thin film ferroelectric (barium strontium titanate, BST; Ba x Sr 1−x TiO 3 ) coated sapphire substrate, which has an electric-field-dependent dielectric property providing tuning functionality, as well as UV transparency permitting an additional degree of freedom in photolithography steps. The microelectrode process has been applied to interdigitated capacitor fabrication, where a critical challenge is maintaining narrow gaps between electrodes for high tunability, while simultaneously forming thick electrodes to minimize conductor loss. A single mask, self-aligned reverse-side exposure through the transparent substrate achieves both these goals. A single-finger test capacitor with an electrode gap of 1.2 µm and an electrode thickness of 2.2 µm is fabricated and characterized. Tunability (T = 100 × (C 0 − C bias )/C 0 ) of 33% at 10 V has been achieved at 100 kHz. The 2.2 µm thick structure shows improvement of Q-factor compared to that of a 0.1 µm thick structure. To demonstrate the scalability of this process, a 102-finger interdigitated capacitor is fabricated and characterized at 100 kHz and 1 GHz. The structure is embedded in a 25 µm thick epoxy resin SU-8 for passivation. A quality factor decrease of 15-25%, tunability decrease of 2-3% and capacitance increase of 6% are observed due to the expoxy resin after passivation. High frequency performance of the capacitor has been measured to be 15.9 pF of capacitance, 28.1% tunability at 10 V and a quality factor of 16 (at a 10 V dc bias) at 1 GHz.
, capacitors for power electronics [11] and tunable RF components [12] [13] [14] [15] [16] [17] [18] [19] . Its electrical properties vary to a large extent with the deposition method and environment, type of substrate and composition ratio of Ba and Sr, among other variables.
One approach to obtain high-quality BST thin film is to choose a well-matched substrate material and an epitaxial growth method for BST. As for substrates, magnesium oxide (MgO), lanthanum-doped aluminum oxide (LAO) or single crystalline aluminum oxide (Al 2 O 3 or sapphire) is used for epitaxial growth of BST [20] while often sapphire or LAO is preferred to MgO in practical usage due to low cost. Those substrates also show high electrical isolation and low dielectric loss properties compared to a silicon substrate. There are many BST deposition methods currently in use such as RF sputtering, metal organic chemical vapor deposition (MOCVD), combustion chemical vapor deposition (CCVD), sol-gel or pulsed laser ablation (PLA), etc [21] [22] [23] [24] . Among them, CCVD contains an additional advantage due to its open environment deposition without a need for a vacuum system [22] .
The combination of an epitaxially grown thin BST layer by CCVD with a sapphire substrate allows a costeffective functional smart substrate, which possesses the following features: a high dielectric constant, low-loss, large tuning power and UV transparency [25] which is useful for lithographic flexibility. The nominal dielectric constant of epitaxial BST on sapphire using CCVD is reported to be between 500 and 1000 with a tuning range (ε r max : ε r min ) of 3:1-4:1 [15, 26] .
The UV transparency of the substrate has been utilized here for the micromachining of thick microelectrodes by a self-aligned, reverse-side exposure technique. Usage of reverse-side exposure through the transparent substrate is reported in other fabrication processes as well, including thin film transistor (TFT) fabrication [27] , field effect display (FED) fabrication [28] and SU-8 micro structures [29] [30] [31] [32] [33] . Since the reverse-side exposure takes advantage of a prepatterned opaque layer on the substrate in subsequent photolithography steps, the resultant self-alignment feature eases photolithography difficulties, minimizing alignment tolerance issues.
As an example, consider the interdigitated gap capacitor shown in figure 1. This capacitor comprises two microelectrodes in very close proximity and, in principle, requires only a single photomask. However, because the dielectric tunability of a ferroelectric capacitor depends on the electric field, small gaps between electrodes are necessary for high tunability for a given bias voltage. A thick electrode compared to the skin depth at the frequency of interest is also preferred for reducing conductor loss. A critical challenge in the fabrication of these same-surface interdigitated electrodes is maintaining narrow gaps for high tunability, while simultaneously forming thick electrodes to minimize conductor loss. In addition, some ceramic materials are too delicate for aggressive processing conditions such as acidic environment and therefore special care should be taken for electrode metallization and patterning on top of those materials. For example, BST is susceptible to acidic corrosion with most acids; often a lift-off process is used rather than metal deposition followed by acidic metal etching. While using a conventional lift-off process, it is difficult to fabricate tall and narrow gap electrodes due to the difficulty of forming high-aspect-ratio photoresist molds with the required pattern resolution; the self-aligned reverseside exposure process alleviates its alignment efforts for the repeatable lift-off process for thick metallization. The utility of tunable capacitors includes phase shifters, tunable filters, voltage-controlled oscillators, frequency multipliers, mixers and phased array antennas [14, 15, 34, 35] .
In this paper, we first describe the fabrication of thick microelectrodes for a highly tunable capacitor based on epitaxially grown BST on a sapphire substrate. A single mask process and a repeatable self-alignment technique using reverse-side exposure through the transparent substrate combined with lift-off processes are employed to achieve both narrow gaps and thick electrode patterning. An additional benefit of the process is that the BST is passivated from aggressive processing conditions throughout the process, thereby maintaining its properties. Second, fabricated single digit BST gap capacitors are characterized and modeled with regard to capacitance as a function of bias voltage and gap. Lumped parameters for an equivalent circuit in the frequency range of 0.1-6 GHz are determined, giving a representative Q-factor for thin and thick electrode capacitors. Third, the scalability of the developed process is tested with multidigitated tunable capacitors. The fabricated multidigit capacitor is embedded in an epoxy resin for passivation, and additional polymer effects are characterized.
Fabrication
An R-plane sapphire (500 µm thick) with an epitaxially grown Ba 0.6 Sr 0.4 TiO 3 thin layer using CCVD has been chosen for a substrate, which is provided by nGmat Co. (Atlanta, GA). The CCVD technique allows epitaxial growth of BST in nonvacuum conditions. The epitaxial BST layer is approximately 500 nm thick. Copper (Cu) is used as the conductor material. The target value of electrode thickness t e is 2 µm in figure 1, which is approximately one skin depth of copper at 1 GHz. For high tunability at a given bias voltage, the gap g should be small, and is targeted to be 1-2 µm in width. The fabrication process is shown in figure 2 . This process is based on reverse-side exposure through a transparent substrate combined with repeated lift-off steps, and allows for the fabrication of thick metal electrodes while simultaneously maintaining small electrode gaps. Negative tone photoresist (NR9 1000PY, Futurrex, Inc.) is spin coated to a thickness of 1 µm on BST film and patterned. In a lift-off process, first metal layers (Cr/Cu/Au, 20 nm/100 nm/20 nm) are deposited and the photoresist removed ( figure 2(a) ). Chromium is used as an adhesion layer between the substrate and the subsequent copper layer, and the top gold layer is employed for oxidation protection. A second negative photoresist (NR9 1500, Futurrex, Inc.) is then spin coated to a thickness of 3 µm and baked. The photoresist is then exposed from the reverse side. Since the sapphire substrate and the BST thin layer are transparent, and the first metal layer is opaque, a self-aligned mold is opened in the negative photoresist over the first deposited metal layer (figure 2(b)). This mold can then be filled either using electroplating or subsequent lift-off steps to create thick, self-aligned electrodes. In this work, multiple lift-off processes are employed for isolated electrodes patterning since electroplating needs a conductor path while the electrical path for isolated electrodes requires an additional fabrication step. Ti/Cu/Au (20 nm/900 nm/30 nm) is deposited using a standard lift-off process followed by photoresist removal (figure 2(c)). A third metallization of Ti/Cu/Au (20 nm/1 µm/200 nm) and lift-off has been carried out to further increase metal thickness and the fabrication is complete ( figure 2(d) ). The reverse-side exposure approach can eliminate the need for repeated alignments, while simultaneously preserving the possibility for multilayer film deposition. The fabricated narrowly spaced thick electrodes for a single digit gap capacitor have been shown in figure 3 . The gap capacitor has a coupling length l of 300 µm as shown in figure 3 (a). Figures 3(b) and (c) show a capacitor with a gap g of 1.2 µm and a thickness t e of 0.1 µm after the first lift-off process and one with a gap g of 1.2 µm and a thickness t e of 2.2 µm (1.8:1 gap aspect ratio) after the third lift-off process.
Characterization
The fabricated microelectrodes on the BST/sapphire substrate are not independently characterized but since their properties are merged with the capacitor characteristics, the characterization of the fabricated tunable capacitor is performed instead. In this section, the substrate tuning, electrode gap effect and electrode thickness effect of the tunable ferroelectric gap capacitor are examined and its characteristics are described using literature-derived phenomenological equations.
A structural schematic of an interdigitated gap capacitor architecture is shown in figure 1. Two electrodes with thickness t e and gap g are formed on top of high dielectric constant ferroelectric BST which has been epitaxially grown on a sapphire substrate.
Capacitance as a function of bias voltage
The dielectric permittivity of a ferroelectric material varies with the electric field. An analytical form of this dielectric permittivity dependence has been reported [36, 37] , in which the permittivity dependence in a simplified form is (ε
, where E is the electric field. When a gap capacitor is fabricated on a ferroelectric coated substrate, its bias voltage dependence follows this ε-E relationship while the total capacitance contains additional non-tunable contributions due to, e.g. the non-tunable substrate and air. For a certain temperature and geometry, a schematic capacitance versus bias voltage (C-V) curve is shown in figure 4 . The resultant capacitance C and tunability T as a function of bias voltage can be expressed phenomenologically as in equations (1) and (2), respectively: 
T (V )
where C nt is the non-tunable portion of the capacitance, C 0 is the zero bias capacitance and k is a material coefficient showing the extent of tuning. The coefficients (C nt , C 0 and k) can be empirically determined.
Capacitance as a function of gap
The capacitance of a gap capacitor comprises three parts: one through the air, another through the substrate such as sapphire and the third through the ferroelectric layer such as BST. The total capacitance of these partial contributions has been previously described analytically using a conformal mapping approach [38] [39] [40] . Simplified forms of these capacitances are shown in equations (3)-(6) [39] :
where C air , C sapp and C BST represent the capacitance of the air, the sapphire substrate and the BST layer, respectively; ε 0 , ε sapp and ε BST the permittivity of air, relative dielectric constant of sapphire and relative dielectric constant of BST, respectively; t sapp and t BST the thicknesses of sapphire and BST, respectively and l, g and w the coupling length, gap between electrodes and width of interdigital electrodes as shown in figure 1 . When other material parameters are given, the capacitance as a function of gap can be calculated using these equations. The capacitance can also be numerically calculated using finite element analysis. For example, the geometry used for two-dimensional (2D) electrostatic simulation (ANSYS 5.6) is shown in figure 5 with the following parameters. • Relative permittivity of air ε air : 1.
• Relative permittivity of sapphire ε sapp : 10.
• Relative permittivity of BST ε BST : 500-1000.
• Thickness of BST t BST : 500 nm.
• Width of electrode w: 500 µm.
• Gap g: 0.5 µm-20 µm.
The electric field and electric displacement in the gap area are shown in figure 6 . While a strong electric field is shown in the gap area symmetrically between electrodes over the upper air region, the underlying ferroelectric BST region and the substrate region as shown in figure 6 (a), strong electric displacement is concentrated only in the high dielectric BST layer of the gap area in figure 6(b) . Based on the simulation, more than 80% of the total stored electric energy in the capacitor is attributed to the BST layer alone even though the thickness of BST is only 500 nm, when typical values of a relative permittivity of BST ε BST of 800 and a gap g of 2 µm are used. When the upper region is covered with a dielectric material (e.g. as might happen during passivation and subsequent packaging, resulting in an embedded capacitor), the capacitance increases due to the contribution of the embedding dielectric material. Figure 7 shows the capacitance as a function of gap in two cases: one without passivation (air ambient) and with passivation (SU-8 embedded, ε SU-8 ∼ 3.5).
The capacitance with dielectric passivation shows a 2-10% increase over a 2-20 µm gap.
Quality factor
Practical passive components can be expressed by a combination of lumped circuit parameters (R, L and C). For example, a lumped circuit model of a practical capacitor includes the main capacitance C connected with a parallel resistance R p representing a leakage loss, series parasitic inductance L s and equivalent series resistance R esr as shown in figure 8 .
The total impedance is written as
where
The quality factor Q is defined as the ratio of the energy stored in the device to energy dissipated per cycle. It is easily calculated for passive components in equation (9) if the complex impedances are known:
In the high-frequency region, the real part of the impedance Re(Z) is dominated by R esr while the imaginary part Im(Z) is approximated as −1/ωC as long as the operating frequency is below its resonant frequency and series inductance L s is very small. Therefore, high Q-factor can be achieved by suppressing the equivalent series resistance R esr existing in the frequency range of interest. The equivalent series resistance R esr in the RF range includes resistance for dielectric loss, dc resistance of electrodes, contact resistance and RF resistance of electrodes. Dielectric loss is a inherent property of dielectric materials and for a given material its extent is dependent on the deposition method and deposition condition of the dielectric. Epitaxially grown BST on a sapphire substrate is used in this work to ensure use of a high-quality material. DC resistance and metal contact resistance are considered independent of frequency while RF resistance is frequency dependent due to skin effect in the conductor; this portion of the total resistance can become significant at high frequency. It is desirable for the conductors of RF devices to be thick to minimize RF resistance; however, thicker conductors can result in increased fabrication complexity and provide diminishing benefit once the thickness greatly exceeds the skin depth at the operation frequency of interest. A conductor thickness corresponding to one skin depth at the frequency of interest has been chosen in this design.
Measurement and characterization of a single digit capacitor
The low frequency impedance of the fabricated gap capacitors is measured using a Keithley 3322 LCZ meter at 100 kHz. The capacitance and its tunability as a function of dc bias voltage for the capacitor of figure 3(a) (2.2 µm thickness) are plotted in figure 9 . The coefficients (C nt , C 0 and k) in equations (1) and (2) are empirically determined to best fit the measurement data and plotted in figure 9 as well. Modeling curves describe the measurement data well in the voltage range of 0 to 30 V. The coefficients used for the plot are summarized in table 1.
Several capacitors with various gaps (1.2 µm, 2.5 µm, 5 µm, 10 µm and 20 µm) have been fabricated and their impedance is measured at 0 and 30 V. Figure 10 Table 1 . Coefficients for capacitance and tunability curves of figure 9 .
Capacitor in figure 3(a) ). The solid line in figure 10 is calculated using equations (3)- (6), where a dielectric constant of BST ε BST of 700 and an electrode width w of 50 µm are used, while the dashed line is with a dielectric constant of BST ε BST of 250. Capacitance and the percentage change of capacitance (tunability) of a narrower gap capacitor are higher than those of a wide gap capacitor as expected; namely, tunability benefits from a narrow gap.
The skin depth of copper at 1 GHz is approximately 2 µm and the thickness of the copper electrodes for the fabricated gap capacitors is 2.2 µm. To investigate the effect of electrode thickness on Q-factor, two gap capacitors 
2.2µm_sim
Swp Min 0.1GHz Figure 11 . Smith chart of S-parameters for one-port gap capacitors with two different metal thicknesses; squares and triangles represent measured S-parameters for the 0.1 µm thick capacitor and 2.2 µm thick one, respectively. Solid lines show fitting curves between 100 MHz and 6 GHz. (one with 0.1 µm thick electrodes as shown in figure 3 (b) and the other with 2.2 µm thick electrodes as shown in figure 3(c) ) have been tested in the frequency range of 100 MHz-6 GHz. One-port scattering parameters are taken using an HP 8510 Vector Network Analyser and Cascade Microtech G-S-G probe systems after standard calibration. S-parameters are converted to Z-parameters and the Qfactors are calculated. The extracted capacitance includes both capacitance from BST of the gap area as well as parasitic capacitance from the pads or extended electrodes. More accurate capacitance measurement can be pursued using on-wafer de-embedding structures [41] . In this work, however, relative values of RF conductor loss due to different electrode thicknesses are of major concern, and this further de-embedding procedure has not been performed. The measured data and fitted data are plotted on the Smith chart in figure 11 , where the square marks and the triangle marks represent the S-parameter plot of the 0.1 µm and 2.2 µm thick electrode capacitors, respectively. The structure with 2.2 µm thick electrodes shows low-loss performance. By fitting measurement data with the lumped circuit model of figure 8 numerically or using equations (8) and (9) in the frequency range of 0.1 GHz-6 GHz, the circuit parameters are determined and summarized in table 2. The equivalent series resistance R esr for the 2.2 µm device is much smaller than that of the 0.1 µm device, resulting in Q-factor improvement. 
Multi-interdigitated capacitor
Based on the initial test structures above, a 102-finger interdigitated capacitor has been fabricated to demonstrate the scalability of the proposed process to large capacitance. This structure is embedded in epoxy resin (a photopatternable epoxy, SU-8; Microchem Inc.) for passivation and characterized at low and high frequencies.
Since the thick conductor process uses a self-alignment technique, fabrication of multiple interdigitated structures does not increase process complexity since no fine alignment is required. The gap capacitor is a coplanar waveguide type having 51-finger electrodes in each side with a finger length (a) ( c) Figure 13 . The fabrication process of passivation and probe pads for an embedded ferroelectric gap capacitor. of 110 µm, a finger width of 18.5 µm, a gap between fingers of 1.5 µm, a gap between fingers and pads of 10 µm and an electrode thickness of 2 µm. Figure 12 shows a SEM picture of the capacitor prior to embedding in SU-8. The overall dimension of the capacitor is 1318 µm × 550 µm. Device passivation and the fabrication process for probe pads of the embedded ferroelectric tunable capacitors are shown in figure 13 [42] . First, the previously fabricated gap capacitor is spin coated with SU-8 as thick as 25 µm for passivation. Via holes are photo patterned through the embedded SU-8 ( figure 13(a) ). After seed layers of Ti/Cu (30 nm/300 nm) are conformally coated using dc sputtering, a negative-tone photoresist (NR9-8000, Futurrex, Inc.) is spin coated and photo patterned to form via and probe pad molds ( figure 13(b) ). Conductor layers of Cu/Au (5 µm/ 300 nm) are electrodeposited through the molds ( figure 13(c) ). Top photoresist and seed layers are removed sequentially to complete the process ( figure 13(d) ). A SEM image of the fabricated embedded capacitor is shown in figure 14 , where only probe pads (signal pads and ground pads) are visible over the passivation layer.
Capacitance, tunability and Q-factor as a function of bias voltage are shown in figures 15(a)-(c), respectively. Before passivation, the capacitor shows a capacitance of 17.8 pF at zero bias, a tunability of 33% at 10 V bias and a quality factor of 46 at 10 V bias. Capacitance as a function of bias voltage has been expressed using equation (1) (1) and (2) . The capacitance between fingers with a gap g of 1.5 µm and a finger width w of 18.5 µm and the capacitance between the finger and the end pad with a larger gap of 10 µm and a width w of 100 µm have been calculated using equations (3)- (6) as well. In the case of the 102-finger interdigitated capacitor, the coupling length for a gap of 1.5 µm is approximately 10 mm (100 µm × 100), producing a capacitance of 16.27 pF, and the coupling length for a gap of 10 µm is Figure 16 . Capacitance, tunability and Q-factor as a function of bias voltage for a 102-interdigited capacitor at 1 GHz. Table 3 . Coefficients for capacitance and tunability of the 102-finger interdigitated capacitor.
Capacitor in figure 12 figure 15 (a). This may be attributable to underestimated parasitic capacitance in the finger edges. Also, non-simplified models [38, 40] for interdigital capacitors are expected to provide better estimation. The structure is embedded in a 25 µm thick SU-8 epoxy layer for passivation with probe pads extended to the top surface. After embedding, a slight degradation in Q-factor and tunability is observed, primarily attributed to additional dielectric loss of the non-tunable SU-8 material replacing the (lower dielectric constant) air between the electrodes. The overall capacitance is slightly increased due to the additional dielectric contribution from the SU-8. The capacitor demonstrates a capacitance of 18.9 pF, a tunability of 32% at 10 V and a quality factor of 39 (at 10 V bias) as shown in figure 15 . In the range of 0-20 V bias voltage, a quality factor decrease of 15-25%, tunability decrease of 2-3% and capacitance increase of 6% are observed after passivation as shown in figure 15 . Measurements in figure 15 have been performed at a frequency of 100 kHz.
The embedded capacitor has been characterized at 1 GHz from S-parameter measurement and its extraction as described in the previous section. The measurement shows 15.9 pF of capacitance, 28.1% of tunability at 10 V and a quality factor of 16 (at 10 V bias) as shown in figure 16 .
Although polymer passivation adds additional loss and tunability reduction, it will enhance device reliability and provide convenience for further chip treatment and handling such as flip-chip bonding or chip-scale packaging. In addition, the passivation layer can serve as a mechanical support for further multilayer fabrication processes without increasing device footprint. For example, an inductor can be fabricated directly on top of the passivation layer to form a compact tunable filter or a tunable resonator.
Conclusions
A thick low-loss microelectrode fabrication process using reverse-side exposure through the transparent BST/sapphire substrate combined with the lift-off process has been demonstrated for a tunable ferroelectric interdigitated gap capacitor application. A single-finger test capacitor with an electrode gap of 1.2 µm and an electrode thickness of 2.2 µm has been fabricated using this process. The fabricated capacitor has been tested and characterized at both low frequency and high frequency. A tunability of 33% at 10 V and 54% at 30 V has been achieved at 100 kHz.
Capacitance as a function of both voltage and gap has been characterized with interdigited gap capacitors. A simplified model for voltage dependent capacitance is utilized. Coefficients are empirically determined using measured data. Q-factors for two capacitors with different electrode thicknesses (0.1 µm and 2.2 µm) have been extracted from S-parameter measurement between 100 MHz and 6 GHz. The Q-factors at 2.4 GHz are 13.45 and 19.83 for the 0.1 µm thick device and 2.2 µm thick device, respectively. The capacitor with thick electrodes fabricated from the proposed fabrication process shows Q-factor improvement by means of effective RF conductor loss reduction.
A 102-finger interdigitated capacitor has been fabricated, embedded in SU-8 epoxy for passivation, and characterized. These multi-finger devices demonstrate that the reverseside exposure approach to electrode fabrication shows good scalability. After embedding, a slight degradation in properties is observed due to the embedding material. The embedded structure has been characterized at 100 kHz and at 1 GHz. A Q-factor decrease of 15-25%, tunability decrease of 2-3% and capacitance increase of 6% are observed after passivation at 100 kHz. High-frequency properties of the capacitor have been measured to be 15.9 pF of capacitance, 28.1% of tunability at 10 V and a quality factor of 16 (at a 10 V dc bias) at 1 GHz.
